Figure 4From: Degradation mechanisms in gate-all-around silicon Nanowire field effect transistor under electrostatic discharge stress a modeling approach I d -V g comparison between fresh and degraded devices. Back to article page