Fig. 19From: Nanoscale cryptography: opportunities and challengesEquivalent circuit of hybrid CMOS-Nano logic stage [30]Back to article page