Fig. 9From: Nanoscale cryptography: opportunities and challengesCritical path of the implementation of Final Round Addition on (9 + 2) × (9 + 2) CMOS FPGA block is represented in greenBack to article page