Fig. 1From: Accurate extraction of WSe2 FETs parameters by using pulsed I-V method at various temperaturesSchematic diagram of multi-layer WSe2 FETs with a heavily n-doped Si bottom-gate and Pd source/drain contactBack to article page