Figure 10From: Degradation mechanisms in gate-all-around silicon Nanowire field effect transistor under electrostatic discharge stress a modeling approach Time evolution of hotspot position during TLP (The left block is the drain region. The stress time is indicated in each of the frame header). Back to article page