Figure 2From: Degradation mechanisms in gate-all-around silicon Nanowire field effect transistor under electrostatic discharge stress a modeling approach TLP current curve and resulting drain voltage curve. Back to article page