Figure 3From: Degradation mechanisms in gate-all-around silicon Nanowire field effect transistor under electrostatic discharge stress a modeling approach Hotspot temperature tracking during TLP stress. Back to article page