Figure 8From: Degradation mechanisms in gate-all-around silicon Nanowire field effect transistor under electrostatic discharge stress a modeling approach Average interface trap concentration at the source region. Back to article page