Fig. 1From: Nanoscale cryptography: opportunities and challengesGeneral schematics of a mixed CMOS-Nano systemBack to article page