Fig. 3From: Nanoscale cryptography: opportunities and challengesGeneral schematics of a hybrid CMOS/Nano circuit with area distributed interfaces [29]Back to article page