Fig. 6From: Nanoscale cryptography: opportunities and challengesHybrid CMOS-Nano FPGA circuits (a) The idea of diode NOR logic; (b) basic inverter and (c) latch CMOS cells; for clarity, panel (d) shows only nanodevices and nanowires participating in the NOR gate demonstrated on panel (a) [29]Back to article page