Fig. 7From: Nanoscale cryptography: opportunities and challengesLogic and routing primitives of hybrid CMOS-Nano FPGA, example of the implementation of a 7-input NOR gate. Only active nanodevices are shown [29]Back to article page