Fig. 7From: Formation techniques for upper active channel in monolithic 3D integration: an overviewa Direct wafer bonding between two insulator surfaces b Top and bottom CMOS layers by the wafer bonding process and c transfer voltage performance of an inverter with the top pFET and bottom nFET [52] d voids appear after heat treatment SiO2 bonding [50]Back to article page