### FULL PAPER Open Access

# Study of a hysteresis window of FinFET and fully-depleted silicon-on-insulator (FDSOI) MOSFET with ferroelectric capacitor

Chankeun Yoon, Seungjun Moon and Changhwan Shin<sup>\*</sup> D

#### **Abstract**

In this work, the measured electrical characteristics of a fully depleted silicon-on-insulator (FDSOI) device and fin-shaped field-effect transistor (FinFET), whose gate electrode is connected in series to the bottom electrode of a ferroelectric capacitor (FE-FDSOI/FE-FinFET), are experimentally studied. The hysteretic property in input transfer characteristic of those devices is desirable for memory device applications, so that the understanding and modulating the hysteresis window is a key knob in designing the devices. It is experimentally observed that the hysteresis window of FE-FDSOI/FE-FinFET is decreased with (i) increasing the area of the ferroelectric capacitor and/or (ii) decreasing the gate area of baseline FET. The way how to control the hysteresis window of FE-FDSOI/FE-FinFET is proposed and discussed in detail.

**Keywords:** Hysteresis, Fully-depleted silicon-on-insulator (FDSOI) device, Fin-shaped field-effect-transistor (FinFET), Ferroelectric capacitor

#### 1 Introduction

Digital computer has been faced with a few technical issues/limits, primarily because of ever-increasing power density [1, 2]. To address the bottleneck, neuromorphic computation system, which can achieve (i) parallel networks and (ii) energy-efficient and robust computation by mimicking the biological brain, has received lots of attentions [3, 4]. The neuromorphic networks consist of neuron circuits and synaptic devices. Each neuron circuit is connected with hundreds of synaptic devices, and therefore, the development of synaptic devices that can implement high density is of importance [5]. The synaptic devices in neuromorphic system have been widely studied with non-volatile memories (i.e., phase-change memory (PCM) [6], resistive change memory (RRAM) [7], conductive bridge type memory (CBRAM) [8], and ferroelectric field-effect transistor (FeFET) [9]). Among them, FeFET would be a prominent candidate for the synaptic device because of its compatibility to complementary metal-oxide-semiconductor (CMOS) fabrication process [9]. Besides, FeFET can be designed as a low power logic device, if a negative capacitance effect in ferroelectric materials is used [10-12]. Ferroelectric material maintains its polarization state even in the absence of an external electric field. Due to its unique property, the hysteretic properties and steep-switching behaviour without hysteresis in the input transfer characteristic of FeFET are reported. The hysteretic properties can be used in designing FeFET as a non-volatile memory as well as artificial synaptic device. On the other hand, the hysteresis-free steep switching characteristic can be used in designing FeFET as a low power logic device [13]. Therefore, understanding/modulating the hysteresis window as well as providing the device design guideline to modulate the hysteresis window should be investigated.

There are two primary pathways for fabricating FeFETs: (i) inserting a ferroelectric layer within the gate stack of baseline FET, and (ii) connecting a ferroelectric capacitor

\*Correspondence: cshin@skku.edu

Department of Electrical and Computer Engineering, Sungkyunkwan University, Suwon 16419, Korea




Yoon et al. Nano Convergence (2020) 7:19 Page 2 of 7

in series to the top gate electrode of baseline FET. The latter gives opportunities to test various combinations (i.e., ferroelectric capacitor + baseline FET), and thereby, modulating the hysteresis window of FeFET [14]. In this work, the impacts of (i) top-electrode area of ferroelectric capacitor and (ii) device dimensions of baseline FET on the hysteresis window are experimentally and systematically investigated. As one of the cutting-edge transistor structures in industry, fully-depleted silicon-on-insulator (FDSOI) device and fin-shaped FET (FinFET) are chosen and fabricated as the baseline FET in this work. The experimental results indicate that the hysteresis window of FeFET can be modulated by changing the top-electrode area of ferroelectric capacitor as well as the device dimensions of baseline FET, i.e., as the top-electrode area of ferroelectric capacitor is increased (and/or the device dimensions of baseline FET are decreased), the hysteresis window of FeFET is decreased.

#### 2 Fabrication and measurement

In order to fabricate a ferroelectric capacitor, a 20-nm-thick  $\rm La_{0.7}Sr_{0.3}MnO_3$  (LSMO) bottom electrode was deposited on an NdScO $_3$  (NSO) substrate. Afterwards, a 60-nm-thick Pb( $\rm Zr_{0.2}Ti_{0.8})O_3$  (PZT) layer was formed using the pulsed laser deposition (PLD) technique. Finally, a 60-nm-thick Au/Ti/Au top electrode was deposited with various areas. Figure 1 shows the measured capacitance-versus-voltage of ferroelectric capacitors with a few different areas, indicating that the capacitor with a larger top-electrode area has a higher capacitance.

The main features of fully-depleted silicon-on-insulator (FDSOI) device were as follows: the gate stack was made of 2.5-nm-thick SiON/TiN. The thickness of SOI layer



**Fig. 1** Measured capacitance vs. voltage applied to the ferroelectric capacitor with a few areas. The area of ferroelectric capacitor A, B, C, D, and E is  $50 \times 50 \ \mu m^2$ ,  $45 \times 45 \ \mu m^2$ ,  $40 \times 40 \ \mu m^2$ ,  $30 \times 30 \ \mu m^2$ , and  $20 \times 20 \ \mu m^2$ , respectively

and buried oxide (BOX) are 20 nm and 10 nm, respectively. The main features of FinFET are as follows: the fin height, the number of fins, gate to source/drain length, and equivalent oxide thickness (EOT) are 40 nm, 5, 90 nm and 1.4 nm, respectively.


In order to modulate the hysteresis window, various combinations between baseline devices and ferroelectric capacitors are necessary, so that the bottom electrode of ferroelectric capacitor was connected in series to the top gate electrode of baseline FET (see Fig. 2a). The capacitive circuit schematic of the series-connected device (denoted as FE-FDSOI or FE-FinFET) is drawn in Fig. 2b. It is noteworthy that there exists two main capacitive components in FE-FDSOI and FE-FinFET, i.e., the ferroelectric capacitance ( $C_{FE}$ ) and the capacitance of baseline FET ( $C_{Baseline}$ ). By applying a gate voltage to the top-electrode of ferroelectric capacitor in FE-FDSOI/FE-FinFET, the electrical characteristics of them were measured, and then they were compared with the electrical characteristics of baseline FDSOI device and FinFET. Note that the drain current (IDS) versus gate voltage (VGS), and capacitance (C) versus voltage (V) were measured using the Keithley 4200A-SCS analyzer at room temperature (300 K).

#### 3 Results and Discussion


## 3.1 Impact of modulating the top-electrode area of ferroelectric capacitor

Figure 3 shows the measured capacitance-vs.-voltage of baseline FDSOI device ( $C_{FDSOI}$ ) and FinFET ( $C_{FinFET}$ ). It is noteworthy that  $C_{FDSOI}$  and  $C_{FinFET}$  are not identical to each other, because the FDSOI device and FinFET have its own device structure and dimension. Figure 4 shows the measured input transfer characteristics of FE-FDSOI/FE-FinFET at  $V_{DS}$  of 0.1 V. Note that the measured input transfer characteristics of stand-alone FDSOI and FinFET are included in Fig. 4, as well. The gate voltage sweep range of FE-FDSOI/FE-FinFET was from -4 V to +4 V and -3.5 Vto + 3.5 V, respectively. The reverse gate voltage sweep was conducted after the forward sweep with identical voltage range. The drain current of FE-FDSOI was normalized to the channel width of baseline FDSOI device. And, the drain current of FE-FinFET was normalized to the effective channel width (i.e., fin width  $+2 \times$  fin height) of baseline FinFET device. As shown in Fig. 4, the hysteretic properties were clearly observed in the measured input transfer curves of FE-FDSOI and FE-FinFET. Herein, it turned out that the hysteresis window of FE-FDSOI and FE-FinFET can be controlled by modulating the top-electrode area of ferroelectric capacitors (while maintaining the dimension parameters of baseline FDSOI and FinFET such as channel length and width). Figure 5 indicates that the hysteresis window of FE-FDSOI and FE-FinFET is decreased with increasing the

Yoon et al. Nano Convergence (2020) 7:19 Page 3 of 7



**Fig. 2** a Conceptual view showing the ferroelectric capacitor connected in series to the gate electrode of baseline FET. Note that the ferroelectric capacitor is connected in series to FDSOI device or FinFET in this work. **b** Capacitive circuit schematic of ferroelectric capacitor connected in series to the FDSOI device (FE-FDSOI) or FinFET (FE-FinFET)



top-electrode area of ferroelectric capacitor. In this work, the hysteresis window of FE-FDSOI and FE-FinFET was measured in terms of the resultant difference in the threshold voltages ( $V_{th}$ ) during the forward and reverse sweeps, as follows:

$$Hysteresis = V_{th\_FE-FDSOI/FinFET\_forward} - V_{th\_FE-FDSOI/FinFET\_reverse}$$
 (1)

The voltage across the ferroelectric capacitor during the forward sweep can be estimated as the difference in threshold voltages of the FE-FDSOI/FE-FinFET and baseline FDSOI/FinFET during forward sweep, as follows:


$$V_{Ferroelectric\_forward} = V_{th\_FE-FDSOI/FinFET\_forward} \ - V_{th\_FDSOI/FinFET\_forward}$$
 (2)


Likewise, the voltage across the ferroelectric capacitor during the reverse sweep can be estimated as the difference in threshold voltages of the FE-FDSOI/FE-FinFET and baseline FDSOI/FinFET during reverse sweep, as follows:

$$V_{\textit{Ferroelectric\_reverse}} = V_{\textit{th\_FE-FDSOI/FinFET\_reverse}} \\ - V_{\textit{th\_FDSOI/FinFET\_reverse}}$$
 (3)

By combining the Eqs. (2) and (3) into the Eq. (1), the hysteresis of FE-FDSOI/FE-FinFET is given, as follows:

Yoon et al. Nano Convergence (2020) 7:19 Page 4 of 7





$$Hysteresis = V_{Ferroelectric\_forward} - V_{Ferrelectric\_reverse}$$
(4)

According to the voltage divider rule, the voltage across the ferroelectric capacitor  $(V_{\text{FE}})$  can be expressed as follows:

$$V_{FE} = \frac{C_{baseline}}{C_{FE} + C_{baseline}} V_G, \tag{5}$$

where  $C_{\rm FE}$  is the capacitance of ferroelectric capacitor, and  $C_{\rm baseline}$  is the capacitance of baseline FDSOI/FinFET. The equation above indicates that  $V_{\rm FE}$  is determined by (i) the capacitance of baseline FDSOI/FinFET ( $C_{\rm baseline}$ ), (ii) the capacitance of ferroelectric capacitor ( $C_{\rm FE}$ ) and (iii) the voltage applied to the FE-FDSOI and FE-FinFET ( $V_{\rm G}$ ). As illustrated in Figs. 1 and 3,  $C_{\rm FE}$  is much larger than  $C_{\rm baseline}$ . Therefore, in this work,  $C_{\rm FE}$  affects  $V_{\rm FE}$  much more than  $C_{\rm baseline}$ . Meanwhile,  $C_{\rm FE}$  is proportionally increased with increasing its top-electrode area

(see Fig. 1). This enables to decrease  $V_{FE}$  in the Eq. (5). Figure 6 shows that the voltage across ferroelectric capacitor during the forward sweep is decreased as the top-electrode area of ferroelectric capacitor is increased. Likewise, the absolute value of V<sub>FE</sub> during reverse sweep is decreased as the area is increased. Conforming to the definition in Eq. (4), the hysteresis window of FE-FDSOI/ FE-FinFET is decreased as the top-electrode area of ferroelectric capacitor is increased, because of a smaller voltage drop across the ferroelectric capacitor with a larger top-electrode area. Meanwhile, it was observed that the hysteresis window is decreased as the top-electrode area of ferroelectric capacitor is increased, even at high drain voltage (not shown here). Table 1 summarizes the area of ferroelectric capacitor vs. hysteresis window. It is noteworthy that the variation of hysteresis window in FinFET is larger than that of FDSOI device, when the top-electrode area of ferroelectric capacitor changes from 45  $\mu$ m  $\times$  45  $\mu$ m to 40  $\mu$ m  $\times$  40  $\mu$ m. As mentioned

Yoon et al. Nano Convergence (2020) 7:19 Page 5 of 7





Table 1 The area of ferroelectric capacitor vs. hysteresis of FE-FDSOI/FE-FinFET

Area of ferroelectric capacitor (μm × μm)	Forward V <sub>Ferroelectric</sub> (V)	Reverse V <sub>Ferroelectric</sub> (V)	Hysteresis (V)
FE-FDSOI			
50 × 50	1.63	<b>-</b> 0.57	2.20
45 × 45	1.73	<b>-</b> 0.63	2.36
$40 \times 40$	1.76	<b>-</b> 0.73	2.49
FE-FinFET			
45 × 45	0.57	<b>-</b> 0.43	1
$40 \times 40$	1.77	<b>-</b> 0.47	2.24
$30 \times 30$	2.05	<b>-</b> 0.82	2.87
20 × 20	2.09	- 0.98	3.07

above, (i)  $C_{\rm baseline}$  of FDSOI device and FinFET and (ii) gate voltage applied to the FE-FDSOI and FE-FinFET ( $V_{\rm G}$ ) are not identical to each other. Thus, (i) different  $C_{\rm baseline}$  of FDSOI device and FinFET and (ii)  $V_{\rm G}$  simultaneously affect  $V_{\rm FE}$  in the FE-FDSOI and FE-FinFET. Therefore, it is rather tricky to quantitatively analyze why the hysteresis variation of FinFET was larger than that of FDSOI device when the top-electrode area of ferroelectric capacitor was changed equally in this work.

## 3.2 Impact of modulating the device dimensions of baseline FDSOI/FinFET devices

Figure 7 shows the measured input transfer characteristics of FE-FDSOI and FE-FinFET. The gate voltage sweep range of FE-FDSOI/FE-FinFET was from -5 V to +5 V



Yoon et al. Nano Convergence (2020) 7:19 Page 6 of 7

and -3.5 V to +3.5 V, respectively. Herein, the hysteresis window of the FE-FDSOI/FE-FinFET was controlled by modulating the device dimensions of baseline FDSOI/ FinFET (while maintaining the top-electrode area of ferroelectric capacitor). Specifically, the FE-FDSOI/FE-FinFET used the ferroelectric capacitor having its top electrode area of 45  $\mu$ m  $\times$  45  $\mu$ m and 40  $\mu$ m  $\times$  40  $\mu$ m, respectively. It is noteworthy that step-like behaviors in the measured input transfer characteristics were observed. These behaviors should be originated from non-ideal effects (occurred in ferroelectric materials) such as (i) leakage path in the ferroelectric material and (ii) multi-domain properties of the ferroelectric material [15, 16]. Therefore, those step-like behaviors should be addressed by fabricating a high-quality (i.e., low leakage) single domain ferroelectric. Figure 8 indicates that the hysteresis window of FE-FDSOI/FE-FinFET is decreased as the area ratio of ferroelectric capacitor top-electrode to baseline FET is increased. Herein, effective gate area of FDSOI device and FinFET was calculated as follows:

Effective gate area of FDSOI device


= channel width  $\times$  channel length (i.e., W  $\times$  L) (6)

Effective gate area of FinFET

=  $(\text{fin width } + 2 \times \text{fin height})$ 

$$\times$$
 fin length (i.e.,  $(W + 2 \times H) \times L)$  (7)

For given top-electrode area of ferroelectric capacitor,  $C_{FE}$  remained constant. However, the capacitance of baseline FET ( $C_{baseline}$ ) is proportionally decreased with decreasing the device dimensions. This enables to cause  $V_{FE}$  in Eq. (5) to decrease. Figure 9 shows that  $V_{FE}$  during the forward sweep is decreased, as the area ratio of ferroelectric capacitor's top-electrode to baseline FET is increased. Likewise, the absolute value of  $V_{FE}$  during reverse sweep is decreased as the area ratio






Fig. 9 Measured voltage across the ferroelectric capacitor during forward sweep and reverse sweep vs. the area ratio of ferroelectric capacitor top electrode to a FDSOI device, b FinFET

Yoon et al. Nano Convergence (2020) 7:19 Page 7 of 7

Table 2 The device dimensions of baseline FDSOI device/ FinFET vs. the hysteresis of FE-FDSOI/FE-FinFET

Gate length x width (nm x nm)	Forward V <sub>Ferroelectric</sub> (V)	Reverse V <sub>Ferroelectric</sub> (V)	Hysteresis (V)
FE-FDSOI			
$1000 \times 80$	1.14	<b>-</b> 0.35	1.49
$1000 \times 85$	1.35	<b>-</b> 0.45	1.80
$1000 \times 105$	1.38	<b>-</b> 0.67	2.05
FE-FinFET			
$180 \times 20$	0.50	<b>-</b> 0.48	0.98
$180 \times 250$	1.36	<b>-</b> 0.98	2.34
$5000 \times 20$	1.79	<b>-</b> 1.14	2.93

of ferroelectric capacitor's top-electrode to baseline FET is increased. Conforming to the definition in Eq. (4), the hysteresis window of FE-FDSOI/FE-FinFET is decreased as the area ratio of ferroelectric capacitor's top-electrode to baseline FET is increased, because of a smaller voltage drop across the ferroelectric capacitor. Table 2 summarizes the device dimensions of baseline FDSOI/FinFET vs. hysteresis window.

#### 4 Conclusion

In order to systematically modulate the hysteresis window of FE-FDSOI/FE-FinFET devices, the top-gate electrode of baseline FET was connected in series to the bottom electrode of the ferroelectric capacitor. The metal/ferroelectric/metal/dielectric/semiconductor (i.e., MFMIS) (herein, ferroelectric capacitor + FDSOI/ FinFET) configuration may dilute the benefit of CMOS fabrication process compatibility due to its large device size (vs. MFIS). However, the area penalty in MFMIS structure can be alleviated by employing the ferroelectric capacitor in CMOS back-end-of-line (BEOL). In addition, the MFMIS configuration should provide the flexibility/ opportunity to test various combinations between baseline device and ferroelectric capacitor, and thereby, helping to understand the hysteresis of the FeFET. Because of this configuration, it was observed that the hysteresis window of FE-FDSOI/FE-FinFET is decreased as (i) the top-electrode area of ferroelectric capacitor is increased, and/or (ii) the device dimensions of baseline FET are decreased.

#### Abbreviations

FDSOI: Fully depleted silicon-on-insulator; FinFET: Fin-shaped field-effect transistor; FE-FDSOI: Ferroelectric capacitor + FDSOI; FE-FinFET: Ferroelectric capacitor + FinFET; PCM: Phase-change memory; RRAM: Resistive change memory; CBRAM: Conductive bridge type memory; FeFET: Ferroelectric field-effect transistor; CMOS: Complementary metal–oxide–semiconductor; LSMO:

 $La_{0.7}Sr_{0.3}MnO_{3}$ ; NSO: NdScO $_{3}$ ; PZT: Pb( $Zr_{0.2}Ti_{0.8})O_{3}$ ; PLD: Pulsed laser deposition; BOX: Buried oxide; EOT: Equivalent oxide thickness.

#### Acknowledgements

The authors would like to thank Jaemin Shin at Sungkyunkwan University for his fruitful discussion.

#### Authors' contributions

CY and SM conceived, designed the experiments, analysed data and wrote the manuscript. CS reviewed/analysed data and revised the manuscript. CY and SM equally contributed to this work. All authors read and approved the finalized manuscript.

#### Funding

This work was supported by the National Research Foundation of Korea (NRF) grant funded by the Korea government (MSIP) (No. 2020R1A2C1009063). This work was also supported by the Future Semiconductor Device Technology Development Program (10067746) funded by the Ministry of Trade, Industry & Energy (MOTIE) and the Korea Semiconductor Research Consortium (KSRC).

#### Availability of data and materials

The datasets used and/or analysed during the current study are available from the corresponding author on reasonable request.

#### **Competing interests**

The authors declare that they have no competing interests.

Received: 17 February 2020 Accepted: 12 May 2020 Published online: 01 June 2020

#### References

- H. Mulaosmanovic, J. Ocker, S. Muller, U. Schroeder, J. Muller, P. Polakowski, S. Flachowsky, R.V. Bentum, T. Mikolajick, S. Slesazeck, ACS Appl. Mater. Interfaces 9, 3792–3798 (2017)
- 2. H.-S.P. Wong, S. Salahuddin, Nat. Nanotechnol. **10**, 191–194 (2015)
- 3. Z. Wang, A.I. Khan, IEEE J. Explor. Solid State Computat. 5, 151–157 (2019)
- A.J. Tan, K. Chatterjee, J. Zhou, D. Kwon, Y.-H. Liao, S. Cheema, C. Hu, S. Salahuddin, IEEE Electron Dev. Lett. 41, 240–243 (2020)
- S. Yu, Y. Wu, R. Jeyasingh, D. Kunzum, H.-S.P. Wong, IEEE Trans. Elect. Dev. 58, 2729–2737 (2011)
- 6. R. Bez, IEEE IEDM 5, 1 (2009)
- K. Moon, M. Kwak, J. Park, D. Lee, H. Hwang, IEEE Electron Dev. Lett. 38, 1023–1026 (2017)
- 8. M. Kund, G. Beitel, C.-U. Pinnow, T. Rohr, J. Schumann, R. Symanczyk, K. Ufert, G. Muller, IEEE IEDM 754–757 (2005)
- J. Muller, P. Polakowski, S. Mueller, T. Mikolajick, ECS J. Solid State Sci. Technol. 4, N30–N35 (2015)
- 10. S. Salahuddin, S. Datta, Nano Lett. 8, 405–410 (2008)
- 11. J. Jo, C. Shin, IEEE Electron Dev. Lett. 37, 245–248 (2016)
- 12. W. Chung, M. Si, P.D. Ye, IEEE IEDM 15, 3 (2017)
- 13. Y. Liang, Z. Zhu, X. Li, S.K. Gupta, S. Datta, V. Narayanan, IEEE Trans. Very Large Scale Integr. (VLSI) Syst. **27**, 2855–2860 (2019)
- A. Saeidi, F. Jazaeri, I. Stolichnov, C.C. Enz, A.M. Ionescu, Sci. Rep. 9, 9105 (2019)
- 15. A. Cano, D. Jiménez, Appl. Phys. Lett. 97, 133509 (2010)
- 16. E. Ko, J.W. Lee, C. Shin, IEEE Electron Dev. Lett. **38**, 418–421 (2017)

#### **Publisher's Note**

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.