Figure 13From: Degradation mechanisms in gate-all-around silicon Nanowire field effect transistor under electrostatic discharge stress a modeling approach Distribution of the parallel electric field along the nanowire Si-SiO 2 interface. Back to article page