Figure 14From: Degradation mechanisms in gate-all-around silicon Nanowire field effect transistor under electrostatic discharge stress a modeling approach Electron and hole interface trap concentration under different TLP stress. Back to article page