Figure 7From: Degradation mechanisms in gate-all-around silicon Nanowire field effect transistor under electrostatic discharge stress a modeling approach Maximum interface trap concentration over entire interface region. Back to article page